

**Department of Electronics and Communication**

SEMESTER : IV (MTECH)  
SECTIONS :  
SUBJECT : Advances in VLSI design  
SUBJECT CODE : 14EVE421  
NO OF HRS/WK : 5

NAME OF THE FACULTY : Mr. MAHESH S GOUR  
DATE OF COMMENCEMENT : 18.01.2016  
DATE OF CLOSING : 11.04.2016  
CLASS STRENGTH : 17  
TOTAL HRS : 54

Session No	Chapter no (No of hrs planed for the chapter)	DATE	Topics planned for the session	Teaching Aids	Assignments/ Tests planned for the chapter	Topics covered As per plan
1	<b>1/1</b>	18/01	Fundamentals of CMOS, Digital Design	Board, chalk, duster		
2	<b>2/1</b>	18/01	Super buffers, Bi-CMOS and Steering logic: Introduction, RC delay lines	„		
3	<b>3/1</b>	19/01	Super buffers-An NMOS super buffer	„		
4	<b>4/1</b>	19/01	CMOS super buffers	„		
5	<b>5/1</b>	19/01	Tri state super buffer and pad drivers	„		
6	<b>6/1</b>	25/01	Dynamic ratio less inverters	„		
7	<b>7/1</b>	25/01	Large capacitive loads	„		
8	<b>8/1</b>	25/02	Pass logic, Designing of transistor logic	Board, chalk, duster		
9	<b>9/1</b>	01/02	General functional blocks – NMOS and CMOS func blocks	„		
10	<b>1/2</b>	01/02	Special circuit layouts and technology mapping:	„		

			Introduction			
11	<b>2/2</b>	02/02	Tally circuits	„		
12	<b>3/2</b>	02/02	NAND-NAND			
13	<b>4/2</b>	02/02	NOR-NOR & AOI logic	„		
14	<b>5/2</b>	08/02	NMOS,CMOS multiplexers	„		
15	<b>6/2</b>	08/02	Barrel shifter, Wire routing & module layout	„		
16	<b>1/3</b>	09/02	MESFETS: MESFET & MODFET operations			
17	<b>2/3</b>	09/02	MESFETS: MESFET & MODFET operations(cntd.)		Assignm ent 1	
18	<b>3/3</b>	09/02	Quantitative description of MESFETS			
19	<b>4/3</b>	15/02	Quantitative description of MESFETS(cntd)	„		
20	<b>5/3</b>	15/02	Problems	„		
21	<b>1/4</b>	16/02	Review of MOS circuit: MOS& CMOS static plots	„		
22	<b>2/4</b>	16/02	MOS& CMOS static plots (cntd.)	„	Assignm ent 2	
23	<b>3/4</b>	16/02	Switches	„		
24	<b>4/4</b>	22/02	Comparison b/w CMOS & BI CMOS			
25	<b>5/4</b>	22/02	Fabrication process			
26	<b>1/5</b>	23/02	MIS Structures and MOSFETS:MIS system in equilibrium	Board, chalk, duster		
27	<b>2/5</b>	23/02	MIS Structures and MOSFETS:MIS system in equilibrium(contd..)	„		
28	<b>3/5</b>	23/02	MIS system under bias	„		
29	<b>4/5</b>	29/02	MIS system under bias (contd..)	„	Assignm ent 3	
30	<b>5/5</b>	29/02	Basic Theory of MOSFET operation	„		

31	<b>6/5</b>	01/03	Basic Theory of MOSFET operation (contd..)	„		
32	<b>7/5</b>	01/03	Small Signal operation of MESFETS & MOSFETS	„		
33	<b>8/5</b>	01/03	Small Signal operation of MESFETS & MOSFETS (contd..)	„		
34	<b>1/6</b>	08/03	Short channel effect and challenges to CMOS: Short channel effects	„	Assignment 4	
35	<b>2/6</b>	08/03	Short channel effects(cntd)	Board, chalk, duster		
36	<b>3/6</b>	14/03	Scaling Theory	„		
37	<b>4/6</b>	14/03	Scaling Theory (contd..)	„		
38	<b>5/6</b>	14/03	Processing challenges to further CMOS miniaturization	„		
39	<b>1/7</b>	15/03	Beyond CMOS: Evolutionary advances beyond CMOS	„		
40	<b>2/7</b>	15/03	Carbon Nanotubes	„		
41	<b>3/7</b>	21/03	Carbon Nanotubes (contd..)	„		
42	<b>4/7</b>	21/03	Conventional vs tactile computing	„	Assignment 5	
43	<b>5/7</b>	21/03	Computing molecular and biological computing mole electronics			
44	<b>6/7</b>	22/03	Molecular diode and diode – diode logic	„		
45	<b>7/7</b>	22/03	Molecular diode and diode – diode logic (contd..)	„		
46	<b>8/7</b>	28/03	Defect tolerant computing	„	Assignment 6	
47	<b>1/8</b>	28/03	System design: CMOS design methods ,Structured design methods	„		
48	<b>2/8</b>	28/03	Strategies encompassing hierarchy, Regularity, Modularity & locality	„		
49	<b>3/8</b>	29/03	CMOS chip design options	„		

50	<b>4/8</b>	29/03	Programmable logic, Programmable Interconnect	„		
51	<b>5/8</b>	04/04	Programmable Structure	„	Assignm ent 7	
52	<b>6/8</b>	04/04	Gate arrays standard cell approach			
53	<b>7/8</b>	04/04	Gate arrays standard cell approach (contd..)	Board, chalk, duster		
54	<b>8/8</b>	05/04	Full custom approach	„		

Signature of faculty

Signature of HOD

Signature of Principal

**Department of Electronics and Communication**

SEMESTER : IV (MTECH)  
 SECTIONS :  
 SUBJECT : SODC  
 SUBJECT CODE : 14EVE41  
 NO OF HRS/WK : 5

NAME OF THE FACULTY : Mr. MAHESH S GOUR  
 DATE OF COMMENCEMENT : 18.01.2016  
 DATE OF CLOSING : 11.04.2016  
 CLASS STRENGTH : 17  
 TOTAL HRS : 54

Session No	Chapter no (No of hrs planed for the chapter)	DATE	Topics planned for the session	Teaching Aids	Assignments/ Tests planned for the chapter	Topics covered As per plan
1	<b>1/1</b>	18/01	Introduction to the subject and syllabus discussion	Board, chalk, duster		
2	<b>2/1</b>	18/01	Microelectronics intro	„		
3	<b>3/1</b>	18/01	Semiconductor technologies & circuit taxonomy	„		
4	<b>4/1</b>	19/01	Microelectronic design styles	„		
5	<b>5/1</b>	19/01	Intro to synthesis	„		
6	<b>6/1</b>	25/01	Intro to optimization	„		
7	<b>1/2</b>	25/01	Graphs: notation, undirected graphs	„		
8	<b>2/2</b>	25/01	Directed graphs	Board, chalk, duster		
9	<b>3/2</b>	01/02	Combinatorial optimization	„		
10	<b>4/2</b>	01/02	Combinatorial optimization (contd..)	„		

11	<b>5/2</b>	01/02	Combinatorial optimization (contd..)	„		
12	<b>6/2</b>	02/02	algorithms	„		
13	<b>7/2</b>	02/02	Tractable & intractable problems	„		
14	<b>8/2</b>	08/02	Algorithms for linear & integer programs	„		
15	<b>9/2</b>	08/02	Algorithms for linear & integer programs (contd..)	„		
16	<b>10/2</b>	08/02	Graph optimization problems & algorithms	„		
17	<b>11/2</b>	09/02	Graph optimization problems & algorithms (contd..)	„	Assignm ent 1	
18	<b>1/3</b>	09/02	Hardware modeling languages: features	„		
19	<b>2/3</b>	15/02	Structural h/w languages	„		
20	<b>3/3</b>	15/02	Behavioral h/w languages	„		
21	<b>4/3</b>	15/02	Hdl's used in synthesis	„		
22	<b>5/3</b>	16/02	Logic networks, state diagrams	„	Assignm ent 2	
23	<b>6/3</b>	16/02	Data flow & sequencing graphs	„		
24	<b>7/3</b>	22/02	Compilation & optimization techniques	„		
25	<b>1/4</b>	22/02	Logic optimization:principles	„		
26	<b>2/4</b>	22/02	Operation on 2 level logic	Board, chalk, duster		
27	<b>3/4</b>	23/02	Algorithms for logic minimization	„		
28	<b>4/4</b>	23/02	Symbolic minimization	„		
29	<b>5/4</b>	29/02	Minimization of Boolean relations	„	Assignm ent 3	
30	<b>6/4</b>	29/02	Minimization of Boolean relations (contd..)	„		
31	<b>1/5</b>	29/02	Models & transformation of comb networks	„		

32	<b>2/5</b>	01/03	Algebraic model	„		
33	<b>3/5</b>	01/03	Synthesis of testable network	„		
34	<b>4/5</b>	08/03	Algorithm for delay evaluation	„	Assignment 4	
35	<b>5/5</b>	08/03	rule based logic optimization	Board, chalk, duster		
36	<b>1/6</b>	14/03	Seq circuit optimization using state based models	„		
37	<b>2/6</b>	14/03	Seq circuit optimization using state based models (contd..)	„		
38	<b>3/6</b>	14/03	Seq circuit optimization using state based models (contd..)	„		
39	<b>4/6</b>	15/03	Seq circuit optimization using state based models (contd..)	„		
40	<b>1/7</b>	15/03	Model for scheduling problems	„		
41	<b>2/7</b>	21/03	Scheduling with resource constraint	„		
42	<b>3/7</b>	21/03	Scheduling without resource constraint	„	Assignment 5	
43	<b>4/7</b>	21/03	Algorithms for extended sequencing models	„		
44	<b>5/7</b>	22/03	Algorithms for extended sequencing models-problems	„		
45	<b>6/7</b>	22/03	Scheduling pipelined circuits	„		
46	<b>1/8</b>	28/03	Problem formulation & analysis	„	Assignment 6	
47	<b>2/8</b>	28/03	Algorithms for library binding	„		
48	<b>3/8</b>	28/03	Rule based library binding	„		
49	<b>4/8</b>	29/03	Problems for library binding	„		
50	<b>1/9</b>	29/03	Simulation, Types of simulators	„		
51	<b>2/9</b>	04/04	Components of simulator	„	Assignment 7	
52	<b>3/9</b>	04/04	Fault simulation techniques			

53	<b>4/9</b>	04/04	ATPG	Board, chalk, duster		
54	<b>5/9</b>	05/04	DFT techniques	„		

Signature of faculty

Signature of HOD

Signature of Principal