CMR INSTITUTE OF TECHNOLOGY



Session wise – Course Plan

Department of Electronics and Communication

SEMESTER :V BRANCH :ECE(D) SUBJECT :Digital Signal Processing SUBJECT CODE :15EC52 NO OF HRS/WK:6 NAME OF THE FACULTY:Mr.Raveesh HegdeDATE OF COMMENCEMENT:25.07.2016DATE OF CLOSING:19.11.2016CLASS STRENGTH:65TOTAL HRS:64

Sessi on No	Chapter no (No of hrs planed for the chapter)	DATE	Topics planned for the session	Teaching Aids	Assign ments/ Tests planned for the chapter	Topics covered As per plan
1	1/0	07.08.17		Board, chalk,	A1	
			Review of Signals and Systems	duster		
2	2/0	08.08.17	Periodicity of sinusoids	"		
3	3/0	09.08.17	Properties of systems	,,		
4	4/0	10.08.17	Convolution	,,		
5	5/0	11.08.17	Problems on convolution	,,		
6	6/0	12.08.17	Complex exponential as Eigen Function of LTI systems.	,,		
7	7/0	14.08.17	Introduction to Fourier Representation of Signals	,,,		

8	8/0	16.08.17	A problem on Fourier Series, discussion on nature of the spectrum	11		
9	9/0	17.08.17	Trigonometric Fourier Series	,,		
10	10/0	18.08.17	Properties of Fourier series, Dirichlet Conditions, Parsevals theorem.	,,		
11	11/0	19.08.17	Introduction to Fourier Transform. 1 problem.	,,		
12	12/0	21.08.17	Problems on Fourier Transform, Dirac delta function.	,,		
13	13/0	23.08.17	Problems on FT	"		
14	14/0	24.08.17	DTFS	"		
15	15/0	28.08.17	Problems on DTFS, Discussion on DTFT	,,		
16	1/1	30.08.17	Frequency domain sampling, DFT	,,	A2	
17	2/1	31.08.17	DFT and some properties, magnitude and phase spectrum.	,,		
18	3/1	01.09.17	Problems on DFT	,,		
19	4/1	04.09.17	DFT as linear transformation, some problems.	"		
20	5/1	05.09.17	Recap of DFT as linear transformation, properties of Wn, relationship of DFT to DTFS.	,,		
21	6/1	06.09.17	Relationship between DFT and Z transform, DFT and CTFS coefficients, DFT and DTFT	,,		
22	7/1	07.09.17	Parsevals theorem, Circular symmetry of a sequence	,,		

23	8/1	08.09.17	Circular Symmetries of a sequence	"		
24	9/1	09.09.17	Circular Convolution, derivation, problem solving methods	,,		
25	1/2	11.09.17	Additional properties of DFT	,,	A3	
26	2/2	12.09.17	Correlation, parsevals theorem, linear convolution using circular convolution.	"		
27	3/2	13.09.17	Filtering of long data sequences, overlap add method	,,		
28	4/2	14.09.17	Overlap save method, problem	"		
29	5/2	15.09.17	Introduction to FFT algorithms	"		
30	1/3	22.09.17	Radix 2 DIT FFT algorithm	11	A4	
31	2/3	23.09.17	Problems on DIT FFT algorithm	11		
32	3/3	25.09.17	Problems on DIT FFT algorithm	,,		
33	4/3	26.09.17	Problems on DIT FFT algorithm	"		
34	5/3	27.09.17	Computational complexity of DIT FFT, Derivation of DIF FFT	"		
35	6/3	28.09.17	Problems on DIF FFT	"		
36	7/3	03.10.17	Problems on DIF FFT	11		
37	8/3	04.10.17	DIT -IFFT, Goertzel algorithm	"		
38	9/3	06.10.17	Chirp Z transform	"		

39	10/3	07.10.17	DFT of 2 real sequences, DFT of 2N point sequence.	"		
40	1/4	09.10.17	Impulse response of ideal filters.	,,	A5	
41	2/4	10.10.17	Basics of filter design, impulse response from even and odd parts.	11		
42	3/4	11.10.17	relationship between real and imaginary parts of frequency response, types of filters	,,		
43	4/4	12.10.17	FIR filters, linear phase, different types of FIR filters	11		
44	5/4	13.10.17	Different types of FIR filters, z transforms and frequency response	"		
45	6/4	14.10.17	FIR filter design using windows	"		
46	7/4	16.10.17	Problems on FIR filter design	"		
47	8/4	17.10.17	Problems on FIR filter design	"		
48	9/4	23.10.17	FIR Filter Design using Kaiser window	11		
49	10/4	24.10.17	FIR Filter Design using Kaiser window	"		
50	1/5	25.10.17	IIR filter design, Laplace transform, z transform	,,	A6	
51	2/5	26.10.17	Introduction to IIR filter design from analog filters	,,		
52	3/5	27.10.17	Properties of mapping functions. Introduction to IIR filter design using impulse invariance method	,,		
53	4/5	28.10.17	IIR filter design by approximation of derivatives	,,		

54	5/5	30.10.17	Approximation of derivatives, ,, ,, problems			
55	6/5	31.10.17	Bilinear Transformation "			
56	7/5	02.11.17	Problems on Bilinear Transformation	"		
57	8/5	03.11.17	Problems on bilinear transformation, matched z transform	,,		
58	9/5	04.11.17	Butterworth filter design- derivations	,,		
59	10/5	09.11.17	Problems on butterworth filter design	"		
60	11/5	10.11.17	Analog frequency transformations	"		
61	12/5	13.11.17	Chebyshev Filter Design	U		
62	13/5	14.11.17	Chebyshev Filter Design problems	"		
63	14/5	15.11.17	Direct form I and II realization of systems. Parallel Form, Cascade Form,	u	A7	
64	15/5	16.11.17	Linear Phase FIR structures, Lattice structure realization of filters.	,,,		

#132, AECS Layout, IT Park Road, Kundalahalli, Bangalore – 560 037 T:+9180 28524466 / 77

CMR

INSTITUTE OF

TECHNOLOGY



Lesson Plan

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

SEM	: V		NAME OF THE FACULTY	: Harsha B. K.
				Rahul N.
				Shruthi M. L. J.
BRANCH	: ECE		DATE OF COMMENCEMEN	NT : 07.08.2017
SUBJECT	: ITC		DATE OF CLOSING	: 15.11.2017
SUBJECT CODE : :	15EC54	CLASS STRENGTH	I : 60	
NO OF HRS/WK :	5	TOTAL H	IRS	: 55

No	Chapter no (No of hrs planed for the chapter)	Date	Topics planned for the session	Teaching Aids	Assignments/Tests planned for the chapter	Topics covered As per plan
1	-	07-08	Model of communication system, Introduction to Probabilities, Joint probabilities,	Board, chalk, duster		
2	-	08-08	Probability distribution function, Random variables,	<i>"</i> _"		

			Discrete random variables,			
3	-	09-08	Continuous random variables, Random process, Noise in communication system Perquisite	" <u>"</u>		
4	1/1	10-08	Information theory: Introduction, Measure of information,.	"_"	Assignment 1	
5	2/1	11-08	Average information content of symbols in long independent sequences	" <u>"</u> "		
6	3/1	14-08	Problems on information content, Calculation of entropy.	"_"		
7	4/1	16-08	Information rate, average information rate. Numerical calculations.	" <u>"</u>		
8	5/1	17-08	Average information content of symbols in long dependent sequences.	«_»		
9	6/1	18-08	Numerical	"_"		
10	7/1	19-08	Markov statistical model for information source.	"_"		
11	8/1	22-08	Entropy and Information rate of markov source.	"_"		
12	9/1	23-08	Problems on markov sources. Key points.	"_"		
13	10/1	24-08	Revision and class test on Module-1	"_"		
14	1/2	28-08	Source Coding: Introduction to encoding the source output. Source coding theorem.	" <u>"</u> "	Assignment 2	
15	2/2	29-08	Prefix Codes Kraft McMillan Inequality Property	"_"		

16	3/2	31-08	Encoding of the Source Output, Shannon's Encoding Algorithm	" <u>"</u> "		
17	4/2	01-09	Shannon Fano Encoding Algorithm	" <u>"</u>		
18	5/2	04-09	Huffman codes	<i>"</i> _"		
19	6/2	05-09	Numerical on Huffman codes	<i>"</i> _"		
20	7/2	06-09	Extended Huffman coding	"_"		
21	8/2	08-09	Arithmetic Coding	"_"		
22	9/2	09-09	Lempel – Ziv Algorithm	"_"		
23	10/2	11-09	Revision and class test on Module-2	" <u>"</u>		
24	1/3	12-09	Information Channels: Communication Channels	<i>"</i> _"	Assignment 3	
25	2/3	13-09	Channel Models,	""		
26	3/3	15-09	Channel Matrix, Joint probability Matrix	«_»		
27	4/3	22-09	Binary Symmetric Channel,	<i>"</i> _"		
28	5/3	23-09	System Entropies, Mutual Information, Channel Capacity	<i>a_</i> "		
29	6/3	25-09	Channel Capacity of : Binary Symmetric Channel	<i>u_</i> "		
30	7/3	26-09	Binary Erasure Channel	<i>"</i> _"		
31	8/3	28-09	Muroga's Theorem	<i>"</i> _"		
32	9/3	03-10	Continuous channels	<i>"</i> _"		
33	10/3	04-10	Revision and class test on Module-3	" <u>"</u>		
34	1/4	06-10	Introduction to Error Control Coding:	" <u>"</u>		

			Examples of error control coding.		
35	2/4	07-10	Methods of Controlling Errors, Types of Errors, types of Codes.	"_"	
36	3/4	10-10	Linear Block Codes Matrix description	"_"	
37	4/4	11-10	Error detection and correction,	"_"	
38	5/4	12-10	Single Error Correcting hamming Codes	"_"	
39	6/4	13-10	Standard arrays and table look up for decoding. Numerical	"_"	
40	7/4	14-10	Algebraic Structure of Cyclic Codes	" <u>"</u> "	
41	8/4	17-10	Encoding using an (n-k) Bit Shift register, Syndrome Calculation	"_"	
42	9/4	23-10	Error Detection and Correction	"_"	
43	10/4	24-10	Revision and class test on Module-4	"_"	
44	1/5	25-10	Cyclic Codes: Golay Codes	"_"	
45	2/5	26-10	BCH Codes	<i>"</i> "	
46	3/5	28-10	ConvolutionCodes:Introduction, Timedomainapproach	" <u>"</u>	
47	4/5	30-10	Transform domain approach	"_"	
48	6/5	31-10	State table, state transition table.	"_"	
49	7/5	02-11	Trellis and State diagram. Code tree	«_»	
50	8/5	03-11	The Viterbi Algorithm	"_"	
51	9/5	09-11	Numerical and revision of Module-5	"_"	

52	10/5	10-11	Class test on Module-5	"_"	Assignment 5	
53		13-11	Revision	"_"		
54		14-11	Revision	"_"		
55		15-11	Revision	<i>"</i> _"		

#132, AECS Layout, IT Park Road, Kundalahalli, Bangalore – 560 037

T:+9180 28524466 / 77



CMR INSTITUTE

OF TECHNOLOGY

Session wise – Course Plan

Department of ECE

SEMESTER	: V	NAME OF THE FACULTY	: Mr. Nitin Salunkhe
BRANCH	: ECE	DATE OF COMME	NCEMENT : 08-08-2017
SUBJECT	: MANAGEMENT &		
	ENTREPRENEURSHIP	DATE OF CLOSING	: 15-11-2017
SUBJECT COD	DE: 15EC51	CLASS STRENGTH	: 55
NO OF HRS/V	VK: 15	TOTAL HRS	: 50 Hours

	Chapter no	DATE	Topics planned for the session	Teaching	Assignments/	Торі
Sessi on No	(No of hrs planed for the chapter)			Aids	Tests planned for the chapter	cs cov ered
						As per

						plan
1	1/1	08/08/2017	Module 1: Introduction to	Board,		
			Management	chalk		
				chank,		
				duster		
2	1/2	08/08/2017	Meaning & Definition of	,,		
			Management			
3	1/3	09/08/2017	Nature & Characteristics of	,,		
			Management (Management as an art, science & profession)			
4	1/4	10/08/2017	Importance of Management	,,		
		44/00/2047				
5	1/5	11/08/2017	Management & Administration	"		
6	1/6	12/08/2017	Roles & Levels of	,,,		
7	4/7	14/08/2017	Management	CASE		
/	1//	14/08/2017	Functions of Management			
				51001		
8	1/8	16/08/2017	Planning: Nature, Importance	Board,		
			& Purpose	chalk,		
				duster		
9	1/9	17/08/2017	Planning Process & Types of	,,		
			Plans			
10	1/10	18/08/2017	Decision Making & Steps in decision making	"		
11	1/11	19/08/2017	Recapitulation of Module 1		Assignment 1	
12	2/1	21/08/2017	Module 2: Nature & Purpose	,,		
			of organizing			
13	2/2	22/08/2017	Principles & Types of organization	"		
			or Sumzution			
14	2/3	23/08/2017	Span of control-MBO & MBE	,,		

	2/4	24/08/2017	Staffing-Selection & Recruitment	,,		
15	2/5	28/08/2017	Meaning & Nature of Directing	,,		
16	2/6	29/08/2017	Leadership Styles	CASE STUDY		
17	2/7	30/08/2017	Motivation Theories	РРТ		
18	2/8	31/08/2017	Communication-Meaning &	Board,		
			Importance	chalk,		
				duster		
19	2/9	01/09/2017	Coordination-Meaning, Importance & Techniques	"		
20	2/10	04/09/2017	Meaning & Steps in controlling	"		
21	2/11	05/09/2017	Recapitulation of Module 2		Assignment 2	
22	3/1	06/09/2017	Module 3: Meaning of Social Responsibility	PPT		
23	3/2	07/09/2017	Responsibility Towards different groups	"		
24	3/3	08/09/2017	Social Audit , Business Ethics	"		
25	3/4	09/09/2017	Corporate Governance	CASE STUDY		
26	3/5	11/09/2017	Entrepreneurship- Meaning &	Board,		
			Importance	chalk,		
				duster		
27	3/6	12/09/2017	Characteristics of successful entrepreneurs	Quiz		
28	3/7	13/09/2017	Classification for Entrepreneurs,	Board,		
				chalk,		
				duster		

29	3/8	14/09/2017	Myths of Entrepreneurship & Entrepreneurial Development Models	,,		
30	3/9	15/09/2017	Problems faced by Entrepreneurs and capacity building for Entrepreneurship	,,		
31	3/10	22/09/2017	Recapitulation of Module 1	,,		
32	3/11	23/09/2017	Recapitulation of Module 2	,,		
33	4/1	25/09/2017	Module 4: Role of Small Scale Industries	,,		
34	4/2	26/09/2017	Concepts and definitions of SSI Enterprises	"		
35	4/3	03/10/2017	Government policy and development of the Small Scale sector in India	Board, chalk, duster		
36	4/4	04/10/2017	Growth and Performance of Small Scale Industries in India	РРТ		
37	4/5	06/10/2017	Sickness in SSI sector, Problems for Small Scale Industries	Board, chalk, duster		
38	4/6	07/10/2017	Impact of Globalization on SSI	,,		
39	4/7	09/10/2017	Impact of WTO/GATT on SSIs, Ancillary Industry and Tiny Industry	GD		
40	4/8	10/10/2017	Institutional Support for Business Enterprises	Board, chalk, duster		
41	4/9	11/10/2017	Schemes of Central–Level Institutions, State-Level	"	Assignment-3	

			Institutions		
42	4/10	12/10/2017	Recapitulation of Module 4		
43	5/1	13/10/2017	Module5: Meaning of Project, Project Objectives & Characteristics	"	
44	5/2	14/10/2017	Project Identification- Meaning & Importance	,,	
45	5/3	16/10/2017	Project Life Cycle, Project Scheduling	"	
46	5/4	17/10/2017	Capital Budgeting, Generating an Investment Project Proposal	"	
47	5/5	23/10/2017	Project Report-Need and Significance of Report, Contents, Formulation	"	
48	5/6	24/10/2017	Project Analysis-Market, Technical, Financial, Economic, Ecological, Project Evaluation and Selection	CASE STUDY	
49	5/7	25/10/2017	Project Financing, Project Implementation Phase	Board, chalk, duster	
50	5/8	26/10/2017	Human & Administrative aspects of Project Management, Prerequisites for Successful Project Implementation	"	
51	5/9	27/10/2017	New Control Techniques- PERT	"	

			and CPM		
52	5/10	28/10/2017	Steps involved in developing the network	,,	
53	5/11	30/10/2017	Uses and Limitations of PERT and CPM	,,	
54		31/10/2017	Recapitulation of Module 5		
55		02/11/2017	Discussion of VTU Questions		
56		03/11/2017	REVISION		
57		04/11/2017	REVISION		

T:+9180 28524466 / 77



CMR INSTITUTE

OF TECHNOLOGY

Session wise – Course Plan

Department of Electronics and Communication Engineering

SEMESTER	: V	NAME OF THE FACULTY	: Priyanka R
BRANCH	: ECE	DATE OF COMMENCEMEN	NT : 7/8/17
SUBJECT	:Operating System	DATE OF CLOSING	: 25/11/17
SUBJECT CODI	E: 15EC553	CLASS STRENGTH	:
NO OF HRS/W	К : 5	TOTAL HRS	: 55

	Chapter	DATE	Topics planned for the	Teaching	Assignments/	Topics
Session No	no (No of hrs planed for the chapter)		session	Aids	Tests planned for the chapter	covered As per plan
1	1/1	7.8.17	Briefing the syllabus, Mode of class and study, Prerequisites of the course, Expectation from the student.	Chalk & Talk		

2	2/1	8.8.17	UNIT 1 INTRODUCTION AND OVERVIEW OF OPERATING SYSTEMS: Introduction about O.S	,,		
3	3/1	9.8.17	Goals of an OS, Operation of an OS,	,,		
4	4/1	12.8.17	Computational Structures, Resource	,,		
5	5/1	12.8.17	Efficiency, System Performance and User Convenience,	,,	Assignment-I	
6	6/1	14.8.17	Classes operating System,	,,		
7	7/1	16.8.17	Batch processing,	0		
8	8/1	17.8.17	Batch processing continued	"		
9	9/1	21.8.17	Time Sharing Systems			
10	10/1	22.8.17	Real Time systems			
11	11/1	23.8.17	distributed Operating Systems			
12	12/1	24.8.17	distributed Operating Systems continued			
13	13/1	30.8.17	Test on UNIT 1	11		
14	1/2	30.8.17	Unit 2:Process Management: OS View of Processes	,,		

15	2/2	31.8.17	РСВ	,,		
16	3/2	1.9.17	Fundamental State Transitions,	,,		
17	4/2	1.9.17	Threads,	,,		
18	5/2	4.9.17	Kernel and User level Threads,	,,		
19	6/2	7.9.17	Non-preemptive scheduling- FCFS	0	Assignment II	
20	7/2	7.9.17	SRN	,,		
21	8/2	8.9.17	Preemptive Scheduling- RR and LCN			
22	9/2	9.9.17	Long term medium term short term scheduling in a time sharing system			
23	10/2	11.9.17	Test on UNIT 2	,,		
24	1/3	14.9.17	Unit 3:Memory Management: Contiguous Memory allocation,	,,		
25	2/3	14.9.17	Non-Contiguos Memory	"		

			Allocation,			
			Non-Contiguos Memory	,,		
26	3/3	15.9.17	Allocation continued			
27	4/3	22.9.17	Paging,	"		
28	5/3	23.9.17	Paging continued	,,		
29	6/3	27 9 17	Segmentation	"		
25	0,0	27.3.17				
30	7/3	28.9.17	Segmentation continued			
21	0/2	2 10 17	Segmentation with paging,			
51	0/5	5.10.17				
32	9/3	4.10.17	Segmentation with paging	,,		
			continued			
			virtual Memory			
33	10/3	9.10.17	Management,			
			Virtual Memory	,,		
24	11/2	10 10 17	Management continued			
34	11/3	10.10.17			Assignment III	
			Demand Paging,	,,		
35	12/3	11.10.17				
			Demand Paging continued	,,		
36	13/3	12.10.17				
			VM handler FIFO	,,		
37	14/3	16.10.17				
			LRU page			

			replacement policies			
38	1/4	17.10.17	Unit 4 File Systems: File systems and IOCS	"		
39	2/4	23.10.17	File Operations	,,	Assignment IV	
40	3/4	27.10.17	File Organizations,	,,		
41	4/4	28.10.17	Directory structures,	,,		
42	5/4	30.10.17	File Protection,	,,		
43	6/4	31.10.17	Allocation of disk space,	0		
44	7/4	4.11.17	Implementing file access			
45	8/4	4.11.17	Interface between File system and IOCS,			
46	1/5	9.11.17	Message Passing and Deadlocks: Overview of Message Passing,	,,		
47	2/5	10.11.17	Implementing message passing, Mailboxes,	,,		

48	3/5	11.11.17	Deadlocks in resource allocation, Resource	,,	Assignment V	
49	4/5	12.11.17	state modelling, Deadlock detection algorithm	"		
50	5/5	13.11.17	Deadlock Prevention	,,		
51	6/5	14.11.17	Deadlocks in resource allocation, Resource	"		
52	7/5	15.11.17	Deadlock detection algorithm	"		
53	8/5	16.11.17	Deadlock Prevention	"	Assignment VI	
55	9/5	16.11.17	Deadlock Prevention continued	,,		

#132, AECS Layout, IT Park Road, Kundalahalli, Bangalore – 560 037

T:+9180 28524466 / 77

CMR INSTITUTE

OF TECHNOLOGY



Session wise – Course Plan

SEMESTER/SECTION: 5	5
---------------------	---

- BRANCH : ECE
- SUBJECT : Verilog HDL
- SUBJECT CODE : 15EC53
- NO OF HRS/WEEK : 5

NAME OF THE FACULTY:	SUNIL KUMAR K H
DATE OF COMMENCEMENT:	07/08/2017
DATE OF CLOSING:	16/11/2017
CLASS STRENGTH:	62(C sec)/65(D sec)
TOTAL HRS:	55

	Chapter no	DATE	Topics planned for the session	Teachin	Assignments/	Topics
Session	(No of hrs			g	Testsplanned	covered
No	planed for the			Aids	for the chapter	As per
	chapter)					plan

		07/08/2017	Logic Design	Board,		
1				Chalk,		
				Duster		
	Prerequisites					
		07/08/2017	Logic Design	Board,	Assignment – 1	
2				Chalk,		
				Duster		
		10/08/2017	Overview of Digital Design with	Board,		
3			Verilog HDL: Evolution of CAD,	Chalk,		
			Emergence of HDLs	Duster		
		11/08/2017	Typical HDL-flow	Board,		
4				Chalk,		
				Duster		
		11/08/2017	Why Verilog HDL?	Board		
5		11,00,201,		Chalk		
5				Duster		
				Duster		
		14/08/2017	Trends in HDLs	Board,		
6				Chalk,		
	Module 1 (8			Duster		
	Hours)					
	nouis,	14/08/2017	Hierarchical Modeling	Board,	Assignment – 2	
7			Concepts: Top-down and bottom-	Chalk,		
			up design methodology	Duster		
		18/08/2017	Differences between modules and	Board,		
8			Module instances	Chalk,		
				Duster		
		19/08/2017	Parts of a simulation	Board,		
9				Chalk,		
				Duster		
		19/08/2017	Design block, Stimulus block	Board,		
10				, Chalk,		
				Duster		
	Module 2	22/08/2017	Basic Concepts:	Board,		
11			Lexical conventions	Chalk,		
	(9 Hours)			Duster		

		22/08/2017	Data types	Board		
12		22,00,201,	Dua types	Challe		
12				Chaik,		
				Duster		
		28/08/2017	Data types(contd.)	Board,		
13				Chalk,		
				Duster		
		29/08/2017	System tasks, Compiler directives	Board,	Assignment – 3	
14				Chalk,		
				Duster		
		29/08/2017	Modules and Ports: Module	Board,		
15			definition, port declaration	Chalk,		
				Duster		
			~			
		31/08/2017	Connecting ports	Board,		
16				Chalk,		
				Duster		
		31/08/2017	Hierarchical name referencing	Board,		
17				Chalk,		
				Duster		
			D			
		05/09/2017	Revision	Board,		
18				Chalk,		
				Duster		
19		06/09/2017	Unit Test-1	-		
		06/09/2017	Cata-Lavel Modeling:	Board		
		00/05/2017	Gatt-Level Woulding.	Chalk		
20			Modeling using basic Verilog gate	Chaik,		
			primitives	Duster		
		08/09/2017	Description of and/or and buf/not	Board,		
21	Module 3		type gates	Chalk,		
				Duster		
	(9 Hours)					
		08/09/2017	Rise, Fall delays	Board,		
22				Chalk,		
				Duster		
23		12/09/2017	Turn-off delays	Board,	Assignment – 4	
				Chalk,		

				Duster		
		13/09/2017	Min, Max, and Typical delays	Board,		
24				Chalk,		
				Duster		
		13/09/2017	Dataflow Modeling:	Board,		
25			Continuous assistante	Chalk,		
			Continuous assignments	Duster		
		15/09/2017	Delay specification expressions	Board,		
26				Chalk,		
				Duster		
		15/09/2017	Operators, Operands	Board,	Assignment – 5	
27				Chalk,		
				Duster		
		25/09/2017	Operator types	Board,		
28				Chalk,		
				Duster		
		26/09/2017	Behavioral Modeling:	Board,		
29				Chalk,		
			Structured procedures	Duster		
		26/09/2017	Initial and Always Statements	Board,		
30				Chalk,		
				Duster		
		28/09/2017	Blocking statements, Non-	Board,		
31	Modulo 4		Blocking statements	Chalk,		
				Duster		
	(12 Hours)	28/09/2017	Delay control statements	Board,		
32				Chalk,		
				Duster		
		06/10/2017	Generate statement, Event control	Board,	Assignment – 6	
33			statements	Chalk,		
				Duster		
24		07/10/2017	Conditional statements, Multiway	Board,		
34			branching	Chalk,		

				Duster		
		07/10/2017	Loop statements	Board,		
35				Chalk,		
				Duster		
		10/10/2017	Sequential and parallel blocks	Board		
36				Chalk,		
				Duster		
		10/10/2017	For such as a success	Desud		
27		10/10/2017	Example programs	Board,		
37				Dustor		
				Duster		
		13/10/2017	Example programs	Board,		
38				Chalk,		
				Duster		
		14/10/2017	Revision	Board,		
39				Chalk,		
				Duster		
40		14/10/2017	Unit Test-2	_		
		17/10/2017	Introduction to VHDL	Board,		
41			Introduction: Why use VHDL?	Chalk,		
				Duster		
		17/10/2017	Shortcomings	Board,		
42				Chalk,		
				Duster		
		25/10/2017	Using VHDL for Design	Board,	Assignment – 7	
43	Module 5		Synthesis	Chalk,		
				Duster		
	(15 Hours)	26/10/2017	Design tool flow	Board		
44		20/10/2017		Chalk		
				Duster		
45		26/10/2017	Font conventions	Board,		
45				Ductor		
				Duster		
46		28/10/2017	Entities and Architectures:	Board,		

		Introduction, A simple design,	Chalk,		
			Duster		
	28/10/2017	Design Entities	Board,		
47			Chalk,		
			Duster		
	02/11/2017	Design Entities (Contd.)	Board,		
48			Chalk,		
			Duster		
	03/11/2017	Identifier	Board,		
49			Chalk,		
			Duster		
	03/11/2017	Data objects	Board,	Assignment – 8	
50			Chalk,		
			Duster		
	09/11/2017	Data types	Board,		
51			Chalk,		
			Duster		
	09/11/2017	Data types(Contd.)	Board,		
52			Chalk,		
			Duster		
	14/11/2017	Attributes.	Board,		
53			Chalk,		
			Duster		
	15/11/2017	Revision	Board,		
54			Chalk,		
			Duster		
55	15/11/2017	Unit test – 3	-		